Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have a circuit (oscillator), in which I would like to scale the main transistor (NMOS oscillator transistor), at the same time I scale the PMOS biasing transistor. The goal, is by the end, to have curves how the NMOS parameters vary with an increasing current (especially gm). This should be done for the three regions of inversion, in order to see the trade-offs.
- Wmin_p is the minimum W for PMOS Bias transistor and the same applies to the NMOS (Wmin_n)
- W_p is the actual value of the W for the PMOS.
As we sweep W in PMOS, if we divide W_p by Wmin_p, we get a constant "k". I would like to use this constant to modify the W of the NMOS, each time I do it on the PMOS.
I have tried ADE L with DC sweep, parametric analysis and I am not able to put expressions into the parametric analysis, so it can run an analysis based on a simple expression as Wmin_p/W_p.
Thank you all.
why do you not sweep "k" and calculate W_p and W_n from it?
In reply to Marc Heise:
Thanks for your reply.
If I sweep "k", how can I plot and save the data for each "k" (gm, Id, VDSsat...) ? "k" is the relationship of the W_pmos and W_pmos_min and it is needed to dimension the NMOS. Once I would like to have a constant density of current, so every time I increase the Width of the PMOS, I should do the same for the NMOS.
A piece of information is missing: PMOS is operating in strong inversion and NMOS in weak inversion.