Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I found the thd() in calculator only has 5 arguments (e.g. from, to, # samples, fundamental frequency).
For example, I'm doing a FFT with sample frequency of 8192KHz with from=1ms to=2ms and fundamental frequency is 5KHz.
I want to calculate the THD within 20 ~ 20KHz instead of 0 ~ 4096KHz which thd() does since it doesn't include Fmin/Fmax arguments.
Is there anyone can help? Thanks!
Is there somebody who can help me on how to plot THD in spectrw. I have a CMOS OTA design for which I have to evaluate HD3 and THD.
In reply to cad123:
Did you actually try using the thd() function? If so, what did you try? Which version of the tools are you using?
In reply to Andrew Beckett:
i've got the same question.
i'm using version 6.1.5 ISR17 calculator.
In reply to foxbei1983:
Your first post appeared at just before 6pm my time, and second after 10pm, having broken the forum guidelines and posted on an old thread. It wasn't clear which of the two questions in this thread you were asking, but given that this forum is covered by Cadence folks in their spare time (and I do have a life outside of work), being quite so pushy is a bit unreasonable.
If it is urgent, you should go to customer support at support.cadence.com
If not I will look into this once I'm back from being on vacation tomorrow.
Andrew ( just before 11pm UK time )