Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am planning to find the pin in my top layer using Skill in IC5141 following is my simple skill
pinLayerList = list (list (MEAL1 "PIN") (METAL5 "PIN"))
and i am using the following to capture my pin
foreach (pinLay pinLayerList
allPins = appened (allPins leSearchHierarchy(cvId cvId~> bBox 0 "rectangle" list(list("layer" "==" pinLay))))
However instead of return Metal1 and Metal5 pins it returns all my other drawinig layer in the top, please kindly point out what is wrong with my scripts. Thank you very much.
Hi mfyeeYou had not specified to only search for pins in leSearchHierarchy. That's why you got all the shapes. The following cmd should have been used:leSearchHierarchy(cvId cvId~> bBox 0 "pin" list(list("layer" "==" pinLay)))If it is just top level pins, you can also use this:procedure( CCSfindPins() prog( (cv pinLayerList allPins targetPins) cv=geGetWindowCellView() pinLayerList=list( '("Metal1" "PIN") '("Metal5" "PIN") ) allPins=list() foreach( pinLay pinLayerList targetPins=setof(x cv~>shapes x~>pin && x~>lpp==pinLay) allPins=append(allPins targetPins) ) ;foreach return(allPins) ) ;prog) ;procedureI prefer to use "prog+return" instead of just using "let" to return the last value. Just a personal preference. : )Best regardsQuek
In reply to Quek:
Great to hear from you again, its been a long time. i have tried to use "pin" as your first suggestion but the problem is, it returns nothing but nil. i have also check on the user guide itself where i don't see "pin" as one of the option in leSearchHierarchy function. i will try on your second suggestion, although i hope to get the 'leSearchHierarchy' done as this scripts might also need to search the pin down to more hierarchy.
Thank you for your suggestion very much.
In reply to mfyee:
Hi MF"pin" is one of the object types listed in IC61x layout SKILL reference manual. It is not listed in IC51 layout SKILL manual.Best regardsQuek
I am not sure if this is applicable in IC5, since i need the code to deal with the old library where id cdb format and it is not possible to migrate to IC6. I have tried your script using Prog but its also grep all the elements on the top instead of just pin. would this be i specified the datatype wrongly?
Thanks for all the help.
Hi MFI just tested the script on IC5141-500-6-150. It seems to be working fine. It returns only the pinIDs. Best regardsQuek
I have found the problem on the scripts, i have tried running the leSearcHierarchy function as before by defining the correct layer e.g. "METAL5" "pin" it returns only the pin ID but the problem is once the particular layer is not found or group together with other layers like
pinLayerList = list (list("M1" "pin") list("METAL5" "pin")
where M1 is not exist in the technology(but i need this to be the universal program which use on different technology). in this scenario the leSearchHierarchy will grep all the metal layer on the top, but it is fine when i define as below,
pinLayerList = list (list("METAL1" "pin") list("METAL5" "pin")
I wonder why is this goes wrong, should leSearchHierarchy only return the value that exist?
Hi MFI can reproduce your observations. It seems that leSearchHierarchy will return all pins instead of nil when a non-existent LPP is used. How about adding a check for the LPP? E.g.procedure( CCSfindPins() prog( (cv tf pinLayerList allPins) cv=geGetWindowCellView() tf=techGetTechFile(ddGetObj(cv~>libName)) pinLayerList = list( '("METAL1" "PIN") '("METAL5" "PIN") ) allPins=list() foreach (pinLay pinLayerList if( techGetLP(tf pinLay) then allPins = append(allPins leSearchHierarchy(cvId cvId~>bBox 0 "pin" list(list("layer" "==" pinLay)))) else printf("LPP %L not found in techfile\n" pinLay) ) ;if ) ;foreach return(allPins) ) ;prog) ;procedure
Thanks for giving me the instruction to get the metal layer that available on the Tech file only, and now it works great. Thanks so much and it is always please to work with you all the while.
Best regards, MF