Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi there. I'd like to convince Spectre to alter a model parameter of a single instance only. Say I'm having...
M0 (d g 0 0) mymodel l=1 w=1
M1 (d g 0 0) mymodel l=1 w=1
and I'd like to have something like
alter1 alter dev=M1 param=tox value=3.141
However, the above statement won't work. I'd really like to avoid defining a new model each time...
I don't think you can - it would have to disable model sharing in this situation. You'll need to contact customer support an request an enhancement (unless I'm mistaken and it can be done somehow). For example, you can't do dev=M1 mod=mymodel - dev and mod are mutually exclusive.
In reply to Andrew Beckett:
Since I wanted to work with several alters, this is quite a shame. I was then trying to create model aliases, eg.
model tox_model mymodel tox=3.141
but that didn't work either. Might be due to my Spectre version 6.1.1. So my only option seems to be a separate model card for each altered parameter, or is there another possiblity?
In reply to ChrisEAS:
That's quite an old version of spectre - probably 5-6 years old - newer versions do support model aliases (although not sure if you can modify the parameters still - I'll leave that as an experiment for you),
Is it possible to have a model alias for a model from a model group? Suppose there this group model_group. Writin
model tox_model model_group tox=3.141
I get the cryptic error message "It is illegal for model tox_model which based on model group model_group". Next I tried to pick a model from the group by writing
model tox_model model_group.1 tox=3.141
which didn't work either. Is there a way to achieve this?
Not as far as I know. I'd suggest contact Customer Support.