Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Using Assura 4.1 and EXT9.1.4, we are seeing a Segmentation Fault from Techgen that causes QRC to crash. We reported the problem to the fab vendor, and they replied saying they saw no problems at all and QRC completes for them. We are both using the same versions and same rule decks. An interesting difference was found in the two log files:
My log----------*WARNING* at "Techgen -trans": The gate layer name allGate is duplicated with a layer name defined in the process file Segmentation FaultTheir log------------
*WARNING* at "Techgen -trans": The gate layer name allGate is duplicated with a layer name defined in the process file (null), and therefore renamed to allGate_2.
The only known difference is that we are running Solaris 10 on UNIX and the fab vendor uses RH Linux. Can anyone provide any insight into why this is happening and what can be done to fix it? Thanks.
This appears to be the same issue that was fixed by CCR 902399 - from the CCR history it says:
Capgen fails when printing: *WARNING* at "Techgen -trans": The gate layer name
allGate is duplicated with a layer name defined in the process file ??, and
therefore renamed to allGate_2.
The "process file" name appears to be NULL. Linux compiler does substitute
(null) in this case while Sun compiler not.
This was fixed in version EXT10.12.055, Version: EXT_10.1.2 (which is the second update release of EXT101 on downloads.cadence.com ) - so getting either this, the later update, or hotfix version should fix this. If it doesn't, then you should file a service request with customer support and reference this post.