Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
HI, I'm trying to perform PEX using QRC (EXT10.1) for a small custom design created in Virtuoso (IC6.1.5) using a commercial PDK. I've been following the guide that came with the PDK for performing DRC, LVS, PEX. It has passed DRC and LVS fine using Mentor Calibre (2011.4) however I get the following error in the QRC log:
#==========================================================## Flatten net file, routing, via and device layers#==========================================================#SAVEDIR=`beginFlattenInputs`export SAVEDIR/bin/mv -f NET h_NETflatnet -V -li -h '/' h_NET NETflatnet took 0.00 user, 0.00 sys, 0.00 elapsed, 5884.0 kbytesnetprint -V -N1 power_list:power_list_nums NETflattenTransistorData \<ENCRYPTED_0LAYER_06154\>-118 meterssh: ENCRYPTED_0LAYER_06154: No such file or directorysh: ENCRYPTED_0LAYER_06154: No such file or directoryERROR (FLTTDTA-109002): Forked flattub command failed.ERROR (LBRCXM-609): Bad return status from RCX run. 0xff00INFO (LBRCXM-709): ***** QRC terminated abnormally *****
Has anyone come across a similar error before or could suggest anything to try?
Many thanks in advance for your help.
You didn't mention what you're using for the LVS step prior to QRC. Are you using Calibre LVS with QRC, Assura LVS with QRC or PVS with QRC?
Anyway, I did a quick search and couldn't find anything that was quite like what you're reporting, There were some fixes in an EXT10.1 hotfix, so it might be worth checking you have the latest hotfix (I'm not sure it's quite the same issue though), but other than that I'd suggest going via customer support; that's what it's for!
In reply to Andrew Beckett:
Thanks for the quick response Andrew.
I'm using Calibre for LVS as well as Calibre for DRC, as this is what the PDK specifies. I'm then performing a calibre query before using QRC for the extraction.
I'm already using a hotfix version of EXT 10.1 (EXT_10.12HF123). I might be mistaken but I don't think we qualify for any further updates or customer support direct from cadence, as we got the tools and support from Europractice.
In reply to jaw500:
OK, but you can still report this to Europractice, and they in turn will contact us (Cadence) if necessary (quite likely to be necessary in this case). That's the best bet.
The fact that it's talking about a layer called "ENCRYPTED_LAYER0..." might give a clue, but that might just be a name chosen in the LVS rules, so not sure. There are others in Cadence who have a more in-depth knowledge of this flow than I do, so I'd defer to them - and that's another good reason to go via customer support, even if indirectly as you're from a University.
I've already been in contact with Europractice about the problem and they suggested trying EXT10.1 instead of EXT9.1, which I now have. I'll get back in contact with them and see if they can contact cadence customer support as you suggested.
Many thanks again for your help and I'll post back if a solution is found.