Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm running ams simulations under ncsim and every time I reinvoke the simulator the ahdlcmi module libraries are recompiled.
Is there a way to prevent this to happen? In other words, can we use pre-compiled ahdlcmi module libraries, instead?
Try to the the environment varialbe
CDS_AHDLCMI_ENABLE to NO
In reply to berndf:
Although when using APS, you can't disable the compilation (it would be rather odd to request fast simulation algorithms only to purposefully slow down part of the simulation!).
I have seen an issue at one customer where /usr/bin/mpstat was not installed - this allows it to recognize there are multiple CPUs and do the compilation in parallel if there are multiple things needing compiling - and if missing it can only do them sequentially.
Another possibility to solve your problem is to use CDS_AHDLCMI_SIMDB_DIR to point to a common directory. See "spectre -h veriloga" for info on this variable.
There is a CCR to address the issue with AMS - so you might want to contact customer support.