Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Is there a way to probe simulator as to the biasing conditions of a model implemented in verilog-a ? If not is this possible through verilog-a, via some kind of monitoring scheme or someone must go into spice netlist level? The simulator used is spectre.
It's not that clear to me what you're trying to do. What do you mean by "probe simulator as to the biasing conditions of a model..."? What does that actually mean?
Maybe you are talking about turning on the saving of internal variables - if so, this can be achieved by turning on saveahdlvars in the Save All form in ADE (or adding "mysaveopts options saveahdlvars=all" or "mysaveops options saveahdlvars=allwithnodes" to your netlist before simulating it).
In reply to Andrew Beckett:
Sorry for the bad description. What i would like to do is that depending for example on whether a node in my model has an ac source attached to it or a dc source attached to it, affect its behaviour. There are options for example for requesting $time $temperature and analysis("type") from spectre .Is there a way to probe from the model the spice netlist. i.e. something like if net#=vsin do something if net#=vdc do something else? If not could this be done automatically through SKILL/ other scripted way and redirect information inside verilogA somehow?
In reply to soathana:
That sounds a very odd thing to want to do, and I don't believe it's possible. I can't imagine why you'd ever want to do that...
Even using $analysis() should be used with caution.
Sorry for the late responce. I was on vacations. The thing is that I am impementing some aging effects on BSIM4, and they are partially dependent on past biasing conditions of the circuit. Anyways probably I think I will try with SKILL.