Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am using Virtuoso 6.1.4. I am reading through the documentation as I write this now, but I was wondering if anyone knows of a way to translate exisiting cells (or an entire Library) from one technology file to another. I have had no problem translating schematic and symbol cell views, however, when I try to convert the layout cell view I see errors like this:
Incompatible purpose definition in source techDB:OLD_TECH and destination techDB:NEW_TECH
in source: purpose LOWCRNT 68 -- in destination: purpose: LOWCRNT 87
Error (ccp): ccpDFIIChecker:
in source: purpose count 89 -- in destination: purpose: count 90
Info (ccp): ccpDFIIChecker: End running.
Error (gdmExec): command ccpDFIIChecker failed with status 1
Any help would be greatly appreciated.
In reply to Quek:
Thanks for the post I was looking for COS solution 11256326 and it appears that this solution applies to instances. I am more curious about copying existing cells into a new technology. Say I have Chip_A and I want to to copy Chip_A along with all subsequent sub cells to a new tech. I will give the COS solution a closer investigation, but it looks like there is no quick fix to this issue.