Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi,I'm using IC6.15-64b.500.6 on openSUSE 11.4.I'm trying to carry out a high capacity analogue IR drop analysis but am running into problems. I've successfully done "regular" IR drop analyses in the past using an extracted view and a post layout simulation but haven't used the high capacity version before.I've been following the flow described in the Virtuoso Power System manual to carry out static rail analysis. I have a layout that has successfully passed LVS and I have run QRC extraction on it to generate a PGDB. As I'm only interested in the VDD net for the moment, I did a Full-chip selected nets extraction and only extracted that net. The PGDB was created successfully asfar as I can tell.The next step is the CurrentAnalysis. I've chosen Peak, have the top cell name set to the layout cell, net names set to VDD, the spice netlist set to the .spice file in the PGDB directory, the power and ground pins set as VDD and GND respectively, and the voltage set. I've loaded the manufacturer model files and have set the all to typical mean corner only. I've set an output directory that exists. I've left all of the advanced options blank.When I click run, the log looks like the simulation files are being loaded, but then everything stops very quickly.The Thunder.log file looks like this:Including /local_storage/ral/vps_simulation_2/thunder.ckt.Including /eee/vlsi/DesignKits/AMS/v4.00/spectre/c35/cmos53.scs. Including /eee/vlsi/DesignKits/AMS/v4.00/spectre/c35/bip.scs.Including /eee/vlsi/DesignKits/AMS/v4.00/spectre/c35/cap.scs.Including /eee/vlsi/DesignKits/AMS/v4.00/spectre/c35/ind.scs.Including /eee/vlsi/DesignKits/AMS/v4.00/spectre/c35/res.scs.Including /home/ral/vlsi/Cadence/pgdb2/attoX_Core.spice.Reading /home/ral/vlsi/Cadence/pgdb2/attoX_Core.spice at line 32754....INFO (THUNDER-5361): Found spectre at location:/eee/vlsi/Cadence/2011/MMSIM/tools/bin/spectreINFO (THUNDER-5382): Processing device models.The HCP window log ends with:Process exited with status 0 Thunder.errors only contains its header, no actual errors.The only files in the output directory are:
thunder.cktthunderCktFile.ckt thunderCmdFile.cmd Thunder.cmdlogthunderDevModel0.spThunder.errorsThunder.logThunder.mcapThunder.pinfovps_probe_fileSo it looks like something is happening somewhere to stop the simulation, or I've missed something out. Any hints on what I need to do?Cheers,Roger
Hi RogerIt might be good to file a service request with a testcase to your local Cadence suppor. More detail investigation is most probably needed.Best regardsQuek
In reply to Quek:
Thanks for the reply. Unfortunately I don't have that option as we get our licences via Europractice and don't have a support contract. I think we're due an updated version soon so I'll give that a try when it appears.