Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am relatively new to spectre MDL and have a question that I have been unable to find any documentation about.
Here is the problem. I have a main netlist which contains the following analyses:- tran1 tran stop=2m errpreset=conservative save=allpub infotimes=[0.5m 2m] infoname=traninfo actimes=[0.5m 2m] acnames=[ac1]
traninfo info what=oppoint where=file file="%C:r.%A.dcinfo"
ac1 ac start=1 stop=1e12
The mdl control file consists of the following:- alias measurement tranrun
export real gate_volt = V(out)@1e-3
export real gain=mag(ac1:V(out))@10
The problem is with the line export real gain=mag(ac1:V(out))@10 where
I need to access the ac magnitude of a node "out" at 10Hz. A lot of
variations that I have tried dont work. From what the mdlref says, this is a supported analysis but I could not find any other documentation. Can you please help me?
Thanks in advance,
MDL can't handle nested analyses like this - there's a CCR, 694625, on this specific problem with actimes/acnames.
I suggest you contact customer support with your example and a duplicate CCR can be filed.