Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Im thinking of using MDL for comparing waves coming from Verilog to waves coming from spectre.
Let's say I have a fsdb wave from verilog AMS simulation and I'd like to apply to it a set of measurements such as max, cross etc...
and compare results to measurements I obtained from spectremdl run. So my question is:
Is it possible to use mdl config file for postprocessing FSDB wave without netlist? Smth like:
mdl -b cfg.mdl -r my_design.fsdb -out my_meas_dir
All examples in MDL_workshop are about specte/ultrasim postprocessing when netlist is available. In my case, I just have a file with wave that should be self-sufficient.
You won't be able to process an FSDB database regardless, because it's not a Cadence format. So the tools can write it, but cannot read it.
If the output was psf/psfxl (say) then it's possible. I don't believe the netlist is required - it's only needed if your MDL references netlist parameters in the MDL code (as far as I know from a quick experiment)
In reply to Andrew Beckett:
so as far Im aware, cadence provides a way to convert vcd to psf and Springsoft has a utility that converts (digital only) fsdb to vcd.
Seems like a deadend for analog fsdb waves. I'll try to find a way to generate VCD waves though. If what you say is correct i.e. no netlist is needed and I can get all this rich MDL API to measure converted from VCD waves, it could be a workaround.