Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Why can you check plot and not check save in ADEXL? Shouldn't it be automatically saved when you plot? If this is the case, the save checkbox should be automatically checked and/or disabled. Or have I misunderstood the meaning of plot vs save?
If the output is an expression, then the expression results do not need saving - they are computed from other saved signals. So the only choice is whether something is plotted or not.
If the output is a signal, then it can be saved (by the simulator) but not plotted - for example, you might want to plot it later, or use the value in an expression - which you then want to plot.
Put another way, the save checkbox controls whether the simulator saves that thing or not, and the simulator is not saving expressions, only signals.
In reply to Andrew Beckett:
In reply to Tobben24:
If it's an expression, the reason for being able to plot but not save is as I said in the beginning - there's nothing to be saved because the expression is handled by the ADE XL post-processing and saving it is meaningless.
If it's a signal, you could plot it without saving if save all is enabled and covers the signal that you were going to plot (but you'd still have the choice of saving or not - but it may make no difference because it may have saved the signal anyway).