Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I was wondering if it is possible to enable support for the math functions in SystemVerilog (such as $sin) in the AMS simulator. When I try to run a systemverilog file including $sin built-in function in IEEE 1800-2009, I get the following error:
sjit = AMP_NOISE*($sin($realtime*2*PI/TNOISE));
Unrecognized system task or function (did not match built-in or user-defined names) [2.7.4(IEEE Std 1364-2001)].
The file runs without a problem in another system verilog simulator (Questa). Is there any option that I should use in the AMS simulator? Or does it simply not support the basic math functions?
I am using IC6.1.5.
Are you putting this code in a SystemVerilog view? Or in a VerilogAMS or Verilog view? It has to be in a SystemVerilog view.
I tried (from the command line, since it was quick to test) putting this in a file called "forum.sv":
module forum;parameter real AMP_NOISE=1.0;parameter real PI=3.1415926;parameter real TNOISE=1e-6;real sjit;always #10 begin sjit = AMP_NOISE*($sin($realtime*2*PI/TNOISE)); $strobe(sjit); endalways #1000 $finish;endmodule
And then ran "irun forum.sv" - and it worked fine. The ".sv" suffix told irun that this is SystemVerilog.
In reply to Andrew Beckett:
I am running from systemverilog view. Below is the irun arguments I got from the output log file (I redacted some of the company specific arguments). The line in bold italic is where the systemverilog view is defined.
irun -f irunArgs -clean -UNBUFFERED -noupdate -errormax 50 -status -nowarn DLNOHV -v93 -timescale 1ns/1ns -vtimescale 1ns/1ns -discipline logic -delay_mode None -novitalaccl -access r -iereport -amspartinfo ../psf/partition.info -analogcontrol ./amsControlSpectre.scs -input ./probe.tcl -run -exit -ncsimargs "+amsrawdir ../psf" -simcompatible_ams spectre -name test:config_AMS -allowredefinition -amsbind -top test -top cds_globals ./netlist.vams -f ./textInputs -amscompilefile "***/clockgen/systemverilog/verilog.sv lib:***_lib cell:clockgen view:systemverilog" ./cds_globals.vams -l ../psf/irun.log -spectre_args +aps -spectre_args -mt