Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In ADE XL (assuming you're using IC61X; there's no UI support for doing what you want in IC5141), on the "Gear" icon next to the Monte Carlo Sampling cyclic choice (also available via Run->Monte Carlo Sampling in the pulldown), there's a button at the bottom of the form called "Specify Instances/Devices". If you bring this up it allows you to specify devices for mismatch - either as an inclusion or exclusion list. It's partly used to allow the mismatch to correlate between multiple tests which have different testbenches, but can also be used for the purpose you describe.
The mmcflag parameter that Shawn describes must be specific to a particular PDK because it's not a parameter in spectre as far as I know (certainly not for bsim4 or bsim3v3; to be honest, the mismatch variation is handled outside of the model, so I can't see how it would be done in the device model. For a PDK they might choose to multiply the mismatch variations by this flag inside their subckt models, but as I said, that would be PDK-specific).
In reply to Andrew Beckett:
In reply to smlogan:
I am very new in runing mc simulations, so my question could be "strange". I am runing spectre mc from command line. I would like exclude some instances from mismatch. Is it posible to define "Specify instances/devices --> specify instance to ignore" in my simulation file?
In reply to jerry124:
Yes. Type "spectre -h montecarlo" and you'll see:
10 ignore=[...] If set, no variation is applied to specified subcircuit instances. In addition, all subcircuits instantiated under this instance do not have variation enabled. By default, mismatch is applied to all subcircuit instances in the design and the process is applied globally.
So you can specify on the montecarlo analysis statement ignore=[I1 I2 I3] etc.
I am using cadence 5, with UI. In this case how can one turn off the mismatches of an instance or say a particular mos. Other words, how can one see the contribution of this mos to to the total functionality under mismatch simulation.
In reply to yaathrikan:
There's no support for this in the IC5141 UI.