Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am are doing my UG Final year project using cadence gpdk 45nm technology,
It would be of great help if someone explain and help us find a solution for the following two error messages:
=> OXIDE.A.1:Minimum area for Active area >=0.035 um
=>METAL.A.1:Metal area must be >=0.02 um
These errors pertain to vias used- nwell and psub
Could someone also brief about the vias used for nmos and pmos in gpdk 45nm technology?
Thanks in advance!
Well, the metal area shouldn't be an issue because you'd want to route to them, presumably.
Similarly you'd usually ensure that the oxide (diffusion) is large enough - you can do this either by placing the via connected to an oxide region, or place a multiple via (set the rows or columns to 3 - this sets the area big enough that a standalone via would not cause an issue, but in practice you're going to want to connect it to something!).
I don't understand your last question.
In reply to Andrew Beckett:
Placing those two vias as stand alone via placements does not guarantee that they will be correct, they should be correct in a design context. As Andrew said, the metal meets the area rule when connected to a route. You placed the vias without interaction with any program (interactive router for example) so the enclosures to the cuts are not updated to the rules. You will have to modify the placements by increasing the enclosures or putting in more than one cut to meet the diffusion area rules.