Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I would like to create a trigger that checks my model libraries and paths when I run a simulation. It would check the model paths as well as the model files. If they are not set to the EDA defaults, I would like a dialog box to come up warning me that I am simulating with a non-standard set of models.
The trigger would occur when I hit the run button in ADE. If that is not possible, it would run when I load an ADE state.
I've had time where I used my own models for weeks unknowningly because I had needed to make a change to the models at one point for one reason or another.
I am running CDS6
Let me rephrase into smaller peices:
In reply to acook:
You'd need to insert a preFunc or postFunc to an existing "flowchart" step (or you could add another flowchart step, but probably easiest to do it something like the below). And use (say) asiGetModelLibSelectionList(session) (where session is what is passed into the trigger) to get the model files.
Group Custom IC (UK), Cadence Design Systems Ltd.
Date Sep 09, 2009
Example of defining a trigger to be invoked after netlisting.
Works by adding a postFunc to the asiComposeSimInput flowchart step.
Could use similar code to define a preFunc trigger for the asiNetlist
step - this would allow you to trigger before the netlisting.
SCCS Info: @(#) abPostNetlistTrigger.il 09/09/09.14:38:50 1.2
printf("TRIGGER: netlist Directory is %L\n" asiGetNetlistDir(session))
printf("TRIGGER: psf Directory is %L\n" asiGetPsfDir(session))
) ; if
) ; let
) ; procedure abPostNetlistTrigger
let((flow postFunc step)
; Doesn't seem to be a postFunc for this step, but just in case,
; future proof it...
when(postFunc && neq(postFunc 'abPostNetlistTrigger)
putd(concat('abPostNetlistTrigger_ simulator) getd(postFunc))
) ; when
'asiComposeSimInput ?postFunc 'abPostNetlistTrigger
) ; let
) ; procedure abDefinePostNetlistTrigger