Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I run tran. and dc. in the same simulatin file. I want to save all the nodes for DC simulation. But only save selected nodes for transient simulation to save disk space. is it possible?
I tried several ways, but both tran. and dc. save the same nodes as long as they are in one simulation file.
Yes, you can do this. In the Save Options form, ask it to save selected, and then pick which outputs to be saved - i.e. what you've been doing already.
Then on the options form for the dc analysis, set the "save" parameter to "allpub" (or "all"). The specific option for the analysis will win over the global default.
This is equivalent to adding save=allpub on the dc analysis line itself in the netlist.
In reply to Andrew Beckett:
Thanks for your replay. Your suggestion solves most of my probelms. Except for one. One of my purpose for dc is to check the currents for each terminals. I do not want to save these terminal current in tran. If I set save=all in dc analysis, I believe it will save all the node voltages but not all terminal currents. If I set currents=all in options statement, spectre will save all the terminal currents even in the tran, which I do not want. Do you have solution to save terminal currents only for dc (not for tran)?
In reply to lzyc:
This is not currently possible - it really needs a currents parameter to be able to be specified on each analysis. So please contact customer support so that we can file an enhancement request on your behalf.