Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi, I'm designing a second order DT sigma delta modulator and im using the spectrum assistant to calculate the ENOB.The values of the circuit are:VREFN=350mVREFP=1.45vso, VREF=1.1V (vcm=900mV)The circuit is differential and the amplitude of the differential input signal is: 990mV. At the output, im getting the bits stream and im using the spectrum assistant to calculate the parameters. the results are:ENOB=16.22, SINAD=90.74, and the magnitude of the DFT signal is 810mV.I'm using the hanning window and i set the peak saturation level to 1.1.
The issue is that i'm comparing the results with the formula of ENOB:ENOB=(SINAD-1.76+20log((fullscale amplitude)/(Input Amplitude))/6.02
so, i replaced fullscale amplitude=1.1, input amplitude=810mV and SINAD=90.74 and i obtained ENOB=15.24
I only obtained ENOB=16.22 if i calculate like the fullscale amplitud is the double:
ENOB=(SINAD-1.76+20log((2*fullscale amplitude)/(Input Amplitude))/6.02
Can anyone could tell me if i'm not using the rigth formula or it happened before?
PD: I'm using IC615
Thanks in advance
Please log this as a Case with customer support. Whilst others may be able to help you, I'm not going to have much spare time over the next week to check an example and research this, so customer support is the right avenue.