Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I like to understand what this issue is.
The full warning I get is:
WARNING (XSTRM-298): The stream layer-datatype '108:0' pair at row number '1' in the object map file '..../tsmc65gp_object.map' is also defined in the layer map file. Remove this duplicate entry either from the layer map file or object map file to avoid the StreamOut StreamIn round-trip issue.
I didn't noticed any issue on streaming out & in.
if you not use the layer or object which is mapped to 108:0 in your layut , then ofcourse you wont see any problem/difference.
Please check what is mapped there. What layer in the layer map file and what object in the object map file? If you have
duplicate datanumbers there you loose either the layer information or the object information.
The shapes should still be there, but it's possible that they are on a wrong type now.
In reply to Marc Heise:
Thanks for your reply.
The layer/object is the prBoundary.
I tried a stream out/in and I don't see any issue, the boundary is still there and recognized correctly.
Both the layer & object map files are TSMC property, so I assume I only need to ignore this warning.