Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
This seemed like a trivial question but I couldn't find an answer on the forum or online. In ADE you can simulate using spectre or HSPICE and you can still plot the results. I need to do the post-process the data through an OCEAN script. It is very easy to do so on results in PSF format by openResults("results_dir/psf") and then selectResult("analysis") of choice. Upon using HSPICE, the results are available in .tr0, .ac0 formats (even Spectre can output the results in these formats). I could not figure a way to process these formats and plot it on Virtuoso Waveform Graph XL.
Can you please let me know how to post-process these .tr0, .ac0 ...etc. formats using OCEAN?
I'm using HSPICE 2012.06-SP2 and IC6.1.5-64b.500.14
In reply to mnabil:
The .tr0, .ac0 files are Synopsys proprietary formats for HSPICE, and as such, ViVA does not read them. However, HSPICE can output PSF directly, and that would normally be done by setting:
.OPTION ARTIST=2 PSF=2
If it is not writing PSF, then you should contact Synopsys. As you say, the alternative is to use Synopsys' translator - Cadence do not provide a translator for the same reason; we provide libraries to allow third-party simulators to write a format that ADE/ViVA can read.
In reply to Andrew Beckett:
It turned out that I don't need the conversion tool at all and that HSPICE can output the PSF format directory. I mistakenely had .OPTION POST =1 in my stimulus file which was changing the output format.
Just setting .OPTION ARTIST=2 PSF=2 is suffiecient as we have both mentioned.