Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
A colleague accidentally deleted a library with several in-progress layouts. In a separate instance of cadence, I have one of the cells open. Is there anyway to save this cell that is open and any others that may still be residing in memory (i.e. the ones that come up if you do CIW->File->Close Data)?
I tried "File->Save a copy" from the layout window, but got an error message in the CIW that the object no longer exists on disk. I can zoom in and see everything in detail, and I can also select everything, so I thought I might open a new empty cell and copy the layout into it. But when I try to create a new cell from the Library Manager I get an error message that it has detected problems with cds.lib. It then lists several cells that I had had open earlier, suggesting that maybe they are lurking in memory somewhere. I tried running a find in /tmp on some of the cell names, but with no luck.
We will of course work with IT to recover from the most recent backup, but this open cell is likely to be more recent than the overnight backups, so if we could recover it, it would save a significant amount of time.
We're using IC6.1.4-64b.500.13
It appears to work if you do:
cv=geGetEditCellView()dbSave(cv "newlib" "newcell" "layout")
i.e. you use the SKILL commands in the CIW.
In reply to Andrew Beckett:
Thank, Andrew! That worked. It crashed cadence, but executed the save first.