Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm using IC5.1.41 and everytime I start a new simulation, I get this error message. Even when the circuit has not been changed. One example is that, suppose I start an ADE session with design 1, which has been checked and saved (with no errors/warnings); run a simulation and then close the design. Now, if a choose to re-open design 1 and start a new ADE session and run the same previous simulation, I get the above mentioned error message.
Does anyone has any idea on how to stop this message from appearing?
On a related note, what options do I add to the ".cdsenv" file to stop ADE from quering to save the state and to stop CIW from quering to save the schematic when quiting?
Thanks in advance. Best regards,
Often, this error is caused by a cell within your hierarchy that has changed in pinout. As a first try, do a Check->Hierarchy.
If that does not work, traverse the hierarchy of the schematic and verify that all cells have been checked and saved.
I do not know the answers to your other questions.
In reply to smlogan:
In reply to NcfC:
I would suggest that you open a case with customer support so that we can look at this with you. Whilst there are no more hotfixes for IC5141, maybe there is an explanation for why this is happening and we can give you a workaround - but seeing your data will almost certainly be needed.
In reply to Andrew Beckett: