Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi ,Just wondering whether is there anyway for extracting poles/zeroes from spectre simulation.Tried PZ analysis in Spectre -> doesn't give valid poles/zeroes.Can any one help me out ?Thanks in advance!Ram
Ram,Well, pz analysis is the way to do it. It would have helped if you'd given some details of what was wrong? Do you have any components which have values which are frequency dependent? For example, transmission lines, or laplace controlled sources, or Verilog-A components using the laplace functions? If so, you'll need to specify the frequency of evaluation (this defaults to 1Hz).For most normal circuits, you don't have to do anything... so some details would help.Regards,Andrew.
Andrew,thanks a lot for your reply!!I was simulating the passive filter along with opamp (veriloga model) and trying to see how the filter cut-off frequency varies with op-amp gain-bandwidth.So I am using verilogA - components using the laplace function in my circuit - for pz analysis.Should I specify the frequency of evaluation from 1 Hz(default value) to my desired frequency(filter cut-off frequency) ?Thanks,RameshRamesh
Actually you can't really analyze the poles and zeros of a circuit using the laplace function, using the method that pz analysis uses. So I don't think moving the evaluation frequency will help.Regards,Andrew.
One comment to add:I didn't use the laplace function. All I want to simulate the passive filter loading an op-amp (verilog-a model) and analyze the variation of poles resulting from passive filter!!Ramesh
I'm confused. Previously you said you were using the laplace function. Perhaps you need to report this to Cadence Customer Support - so we can take a proper look at this?Regards,Andrew.
In reply to archive:
I tried to simulate pole-zero of a 4th order passive filter using pz analysis.The cutoff frequency is around 1GHz. When I specify the "component eval freq" under 900MHz, there is no pole/zero founded. Only when I specify it over 900MHz, there are poles/zeros. However, I don't think it is linear >900MHz. What/how should I set the component eval freq?
In reply to roylou:
In general it's better to start a new thread (you can always include a link to the old one) rather than continuing a very old one... I thought about splitting this into a new thread, but I'll leave this one for now.
Anyway, the behaviour you describe sounds very odd - unless you have frequency dependent (i.e. where the component value varies with frequency) components in your circuit, as I pointed out towards the top of this thread.
What is the make up of your passive filter? How is it represented?