Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm working with Virtuoso 6.1.5 and having problem with technology file attachement. When I try to attach my library to different technology with ciw->tool->technology file manager -> attach, I see following error message. I've done this many times and this did not happen before... I'm not sure what the problem is.
*WARNING* dbOpenBag: Failed to lock prop bag for 'timer' in 'a' mode, please check the access mode for the data.
*WARNING* (TECH-2000000): techAttachTechFile: Unable to lock DMData database file
My library name is 'timer'.
Please let me know how to solve this problem.
It's telling you that the timer library has its data.dm file locked by another application. I suggest you do (from Linux):
clsAdminTool -ale /path/to/timer
and then look for something in the output like this:
timer/data.dm SOMEHOSTNAME SOMEUSERNAME 26712 1370872211
the SOMEHOSTNAME will tell you on which machine it is locked, and SOMEUSERNAME will tell you who has locked it. The last two numbers represent the process id of the process locking the file, and the last is an encoding of the time when that process started.