Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Dear All ,
This is a problem since we used IC 6.1 stream out .
When stream out , it will pop-up you to save cell , but you don't have the permission to save.
Once you rference a block which has many cells , if you choose 'All' and press 'OK' ,
You will get the wanring message until all the cell is done.
I've never seen that. I can't see why it would think that you're editing the design despite not having permissions. The only thing I can think of is if you're using some of the options to flatten pcells etc, in conjunction with the "stream out from virtual memory" checkbox?
Currently it changes the design in memory if you do that - you should only use the flatten options (or some of the user-defined SKILL interface options which modify the design) if not using stream out from VM.
If this doesn't help, please contact customer support - we'll need to look at your setup/data
In reply to Andrew Beckett:
Thank you , I will contact customer support .
It is easy to reporduce thecase.
Step1: Create a new cell & draw a rectangle shape & stream Out (Stream Out From Virtual Memoey is "off" & No flatten pcells)
just use the default set.
Step2:Instance a cell (library/cell which is read-only) , Edit- in-place,use the Rulee to measure some shape
Return to top (no save)
Step3: Stream out again , you will see the message (Save the following data befor closing ? ...)
In reply to Charley Chen:
The information about creating rulers is rather important. That's the key to the problem.
I filed CCR 1164229 for this - but you might still want to contact customer support so that this CCR can be duplicated with one for you - that way it's possible for you to track it and for us to see which customer is actually affected.
In IC616 you can create "transient" rulers (rulers which can't be saved) - which would solve this problem. But nevertheless I don't think it should ask you to save something that can't be saved.