Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi to all
Am designing one model in verilog-A.
In that i have defined one function (Charge_low) and while using it in the main design it showing some error.
Am not able to understand the error.
hsp-vacomp: Error: syntax error hsp-vacomp: ['SBCNTFET.va',399] hsp-vacomp: Qs_low1 = Charge_low( 2.32 ,H1,b1_1,b0_1)-Charge_low(`alpha_1,L1,b1_1,b0_1); hsp-vacomp: ^
Error was showing @ the "," after H1.
All variables in the function are declared as real and defined.
Please let me know what may be the error.
In reply to Andrew Beckett:
I got habituated to post in cadence forum.
My code is of some 600 lines i can't post it.
Am adding few more lines of that function declaration and where am getting error.
analog function real eeta; input x,y; real x,y; begin eeta = hspsqrt(x*y*y+y); end endfunction
/*************************************************************************/ analog function charge_low; input x,y,b1,bo; real x,y,b1,bo; begin charge_low = eeta(x,y)*((b1*(y-(1/2*x)))+(2*b0))+((b1)/(4*hsppow(x,1.5)))* hspln(((0.5+(x*y))/(hspsqrt(x)))+(eeta(x,y))); end endfunction
I posted 'eeta' function also, as a refence.
And here is those lines where it showing error.
Qs_low1 = Charge_low(`alpha_1,H1,b1_1,b0_1)-Charge_low(`alpha_1,L1,b1_1,b0_1);
Please clarify this.
In reply to sreeni:
Again, you didn't really give enough to be sure, but I corrected two mistakes in what you sent me:
I then assembled a simple example module using both these, with some definitions for `alpha_1 and the other arguments:
`include "disciplines.vams"module forum (x);input x;electrical x;analog function real hspsqrt; input a; real a; hspsqrt=sqrt(a);endfunctionanalog function real hsppow; input a,b; real a,b; hsppow=pow(a,b);endfunctionanalog function real hspln; input a; real a; hspln=ln(a);endfunctionanalog function real eeta; input x,y; real x,y; begin eeta = hspsqrt(x*y*y+y); end endfunction analog function charge_low;//input x,y,b1,bo;//real x,y,b1,bo;input x,y,b1,b0;real x,y,b1,b0; begin charge_low = eeta(x,y)*((b1*(y-(1/2*x)))+(2*b0))+((b1)/(4*hsppow(x,1.5)))* hspln(((0.5+(x*y))/(hspsqrt(x)))+(eeta(x,y))); endendfunction`define alpha_1 2.32real H1,b1_1,b0_1,L1,Qs_low1;analog begin @(initial_step) begin H1=1.0; b1_1=1.0; b0_1=1.0; L1=1.0; //Qs_low1 = Charge_low(`alpha_1,H1,b1_1,b0_1)-Charge_low(`alpha_1,L1,b1_1,b0_1); Qs_low1 = charge_low(`alpha_1,H1,b1_1,b0_1)-charge_low(`alpha_1,L1,b1_1,b0_1); end V(x) <+ 1.0;endendmodule
With spectre, I created this netlist:
//thing (n1) forumr1 (n1 0) resistor r=1kahdl_include "forum.va"dc dc
And spectre was quite happy when I ran this. So you need to take this up with Synopsys - assuming that you've corrected the typos I mentioned earlier and that doesn't fix it. Note I had to define all those hspsqrt, hspln, hsppow functions because they don't exist in the standard language. So probably Synopsys customer support is your best bet.
What ever you mentioned 1 and 2 were the errors. And now its bug free.
Thank you so much
When it showing error in one line i was thinking of same line not the actual function.
Once again thanks