Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I created a verilogA module.
What it basically does is as below:-
It is a simple sine wave generator.
I stored the sine wave time & amplitude in a text file for one period of the sine wave.
The verilog A code reads the file and generates the sine wave for the entire transient simulation time.
But the problem is:-
If I am not using the strobeperiod, the curve is NOT smooth at all.
But when I use stobeperiod=1ps then it becomes smooth.
I was thinking that the transient simulation will be evaluated at each time point stored in the file.
Can anybody please tell why this is happening.
The simulator will only place timesteps that are sufficient to resolve the equations, not necessarily enough that the sine wave looks like a sine wave. One way to help the simulator take more timesteps is to use the bound_step() function - this should be a little nicer to the simulator (than strobeperiod) as it still has flexibility on the time points, but now they are limited to a maximum time between steps. Work out how many samples/points you wantper cycle and work out the max timestep from there.
I hope that this helps.
In reply to skillUser:
Also, a simple sine wave generator would use the sin() function in the language rather than generating a piece-wise waveform from an external file. It's hard to give a precise answer (Lawrence is correct, of course) without seeing your code - it depends how you're doing it...
In reply to Andrew Beckett:
Thanks a lot Lawrence & Andrew.
I have never come across the bound_step() function.
What it is actually ? Is it a OCEAN function . I searched in OCEAN document but couldn't find this one.
Can you please explain how it actually work or point me to the doc or link where I can know about this function.
In reply to RFStuff:
$bound_step is a function in the VerilogA language. It's covered in the language reference manual (both those we ship with the software, plus the official Accellera LRM).
I actually read through the document.
What I understood is:- bound_step( ) enforces the maximum timestep( that is the upper limit of the time gap between two points) in the verilogA module.
But the actual step can still be lesser than the specified bound_step() value depending upon what the simulator needs to solve the equations. Please tell whether I am correct.
Actually, I need to create a Oscillator marcomodel. I want to add noise and other stuff to it. So I stored only one period of the actual ring-oscillator in a file and teh verilogA module uses it to produce the full waveform.
Yes, $bound_step tells the simulator that the next timestep should be no more than the specified delta time from the current timestep. The simulator is free to take shorter timesteps if it needs to though to maintain accuracy.