Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
We know it takes time for electrical signals to travel from one end of a wire to the other. The wavefrom seen at one end of a wire should be different from the waveform seen at the other end. How can I simulate them? At first, I though I could place two pins at the two ends. Apparently, it didn't work. Do you know any ways I can achieve that?
Thank you very much!
you need to look into transmission line simulations. Spectre has two elements for that, mtline and tline (spectre -h mtline/tline).
You can find a mtline element in the analogLib.
It's not trivial to setup.
For some basic testing you could create a RC-ladder network as well.
In reply to Marc Heise:
Or if you're creating an extracted view with QRC, you could use the out-of-context probing capability to probe the net close to two different device pins on the corresponding schematic, and it will probe the signal at the corresponding locations on the RC-extracted layout.
Thank you, Marc and Andrew.
Marc, with a little googling, I think the method you mentioned applies to schematic-level simulation. Is that right? I am actully trying to simulate a layout extracted view.
Andrew, I am simulating an extracted view (Calibre). Is it any way I can do that with Calibre, instead of QRC? Thanks.
In reply to rickyuexu:
Out of context probing is only supported for Cadence extraction tools (i.e. QRC). However, if you can probe the net in the extracted view, you probably can probe the two appropriate points that you want to visualize. This is probably doable in any vendor's extracted views.
In reply to Andrew Beckett: