Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
We are using AMS Designer for high level verification on a chip with many analog blocks as well as two digital voltage domains.
We are invoking AMS Designer from ADE.
Now, when applying a digital (VerilogD) clock, we do see ripple on the analog power supply even thou we do not have any impedance on the power supply.(In reality we may have some impedance on the power supply but not in our simpler verilog-ams models.)
It seems like the modules(?) automatically inserted by the connect library cannot tell signal sources from power supply sources. (How could it? We have not told the netlister which is which.) Can we force this by any action?
It seems like a waste of CPU time to calculate the ripple when it should not be there.
It's quite possible that these are just numerical noise - it's hard to tell from your description. Particularly if you're using trapezoidal method, you may see some small oscillations between timepoints. It doesn't necessarily mean that more work is having to be done. Particularly since the digital events are probably causing analog timesteps, you may see numerical variations at these times, since there may not have been so many timesteps in the analog demain between the digital events.How big is this ripple?Andrew.
Also, the STANDARD AMS connect models DO have some output impeadance, (to cover the case where the connect module AND another voltage source (ie parallel connect module - or testbench source) both drive the net.. Too often the elaboration would fail if there was not a way for the connect modules to connect in parallel.. ) so there is a little (5 Ohm?) resistance - which you can change.. - don't think of it as the "simulator calculating ripple" .. its just multiplying the current times the resistance.. The time you spend worrying about it is going to be the biggest drain on your productivity. (In all probability)