Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm facing an issue with HSPICE ADE integration with Cadence IC5.
Basically, Synopsys forces to use their parser (hsp-vcomp) when loading their HSPICE.ile SKILL code to set HSPICE in ADE ...
Problem is their parser doesn't work ! Actually, 'hsp-vcomp' command to call Synopsys parser has been deprecated for long and is not even existing any more. It causes Verilog-A parsing to fail when closing the text-editor in Cadence environment.
Is there any way to force back the Verilog-A parser to Spectre (as by default) after loading Synopsys piece of code ?
This might work - not sure, as I can't test it.
regVtextTool("veriloga" ?toolName "VerilogA-Editor")
In reply to Andrew Beckett:
Thanks for the answer. Unfortunately, that didn't fix the problem.
In reply to The Setlaz:
What do you get if you call:
Sorry for the delay. I don't get Cadence Community Forums post-reply mail notification anymore :s
(nil name "veriloga" buildTemplate "VeraBuildFileTemplate"
parseModule "VerAParseModule" simulator "spectreS" namePrefix
"ahdl" moduleExt "va" includeCmd "ahdl_include"
text2CBDAName "veriloga2CDBAName" text2CBDADir "veriloga2CDBADir" CDBA2TextDir
"CDBA2verilogaDir" netlistProcedure ansSpiceSubcktCall cvCDF t
IncludeModule "vtextVerilogaIncludeModule" inhNetDefName "_veraGetInhNetDefaultNetName"
Not sure why you don't get the notifiers...
Anyway, that all looks normal. So I'm not sure what the issue is or quite where the customization has been done. Hard to tell without being able to see it. The right thing to do is to contact Synopsys since it's their interface which is breaking things... I don't like to pass the buck but sometimes it's the only option!
Alright, no problem. We logged a case with Synopsys.
Thanks a lot for you help !
Just to let you know I've finally found how to revert the parser to Spectre.
Add the following to your .cdsinit:
envSetVal("HSPICE.envOpts" "hsp_vacompiler" 'boolean nil)
And Spectre parser will be back ! May it be of any help to anyone else :-)
Note: Synopsys does not seem willingful to help on this...