Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hello all!!I'm designing a bandpass filter using switched-cap (100Hz center frequency and Q=5 with two low-Q and one high Q biquad).
At typical case, the pss simulation converges well and the AC results are similar to what is expected.
However at corners, especially at lowest temperature, the pss simulation do not converge or converge with difficulty.
If pss finally converges, the AC results given are wrong and the transient results (of one period) that can be seen with pss, shows big oscillations (some signals go down to zero with a fixed
period). This issue is solved if opamps are replaced by ideal ones.
Also, this oscillation cannot be seen with traditional transient
Does anyone have some ideas on that issue?
Any idea is welcome.Thks in advanceAXP
I will extend the question...When a time plot of a voltage node using PSS shows oscillations whereas the initial transient (launched before iteration of pss) do not show them... What can I trust? Can I trust that the timeplot using pss is very accurate or should I assume there is a simulation issue?In my switched cap design, according to PSS timeplot it seems that oscillations take place (and hence cannot converge) but the transient with small time step do not show any oscillation. Further phase margin simulations and settling time give excellent results for stability. This is quite strange. I would really appreciate any idea on how do I have to tune pss options or if someone would have any suggestion if this issue could be involved by simulator or from design.Thks for your help!Regards,Axel
Bear in mind that PSS finds the steadystate - it accelerates settling, and so if the oscillation takes a long time to build up, you wouldn't see it in the initial transient unless that initial transient is very long.Try running a very long transient to see what happens.Regards,Andrew.