Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I would like to ask for your advice on the easiest way of migrating an entire analog design from one technology to a completely different one, at the schematic level (i.e., no layout views involved whatsoever). The situation is as follows.
I have developed a more-or-less large analog design whose library contains dozens of cells (about 80), and which altogether comprise about 7-8 levels of hierarchy (i.e., from the most atomical ones to the top-level). At this point we are only interested on the general behavior of the architecture, and thus the design has been completed only at the schematic level. Luckily enough, the design is made up solely of pmos and nmos transistors (no res, caps, etc), which belong to the vanilla-flavor transistors of a 0.35um CMOS process. Beside these mosfets, the only other components are ideal current sources, used for modeling biasing. Moreover, all the instances of these transistors have their W and L values defined as variables, and in the whole design there are no hard-specified values of any kind. The total number of variables in the final hierarchy is only about 12 (including variables for bias voltages and currents).
So far, so good. I have successfully validated the performance of the aforementioned design, and now we need to assess how this performance would change when migrating the architecture to a 180um CMOS process. Obviously the most straightforward way to accomplish this would be to just make a copy of the entire library, attach it to the new technology and then manually edit the most atomic cells for replacing all the pmos and nmos of the old process with their respective counterparts in the new technology. However, I had tried this and doing it for large cells results rather impractical and very prone to human error. What's more, depending on the performance results of the migrated design it is very likely that we will be interested in further migrating it to other technologies (e.g. 90nm CMOS), thus increasing the manual effort exponentially. It is therefore clear that this manual approach to cell edition is not a viable solution for migrating the entire architecture.
Taking all this into consideration, I am desperately seeking for an alternative way of translating the design in a more or less automated fashion. I suspect all that is needed to do is editing the atomic cell's netlists for making the appropriate replacement for each transistor instance, a task that could be implemented by code. However, I have never worked seriously at the code level in Cadence, and I have no idea on what to edit, which language to use, nor where to start.
I am quite positive that I can accomplish these goals, but I need help to get started. Please let me know if you have any idea on how to approach the solution to this problem. Any help is appreciated!!!
Thanks so much for any ideas, and sorry for the long post!
Nobody? ...Well I guess I'll just be on myself on this one...