Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
First, an apology. I am new to ADE XL and spectre, coming from hspice and MICA, so if I am asking a really obvious question, please pardon my ignorance. However, in my defence, this is stumping the local ADE XL expert. I have tried various searches of the forums and google without luck. So here goes:
Suppose I have a schematic with an instance of a cell (A) in it. In this instance, there is another instance of cell (B). Now, futher suppose that to test the recovery of a circuit from a particular un-toward upset, I need to reach through the heirarchy and manipulate the voltage on a net in B that I'll call z. I do not have z as a pin on either B or A, it is simply a labeled wire in B. How do I do this?
I've tried doing netsets, net expressions, declaring as global nets, etc. but either I am going it wrong, or it isn't working. And, while bringing this net out to a pin and then up through the heirarchy is possible, it would be a very ugly solution and probably cause trouble when this particular block is wrapped up for P&R. That is, the example I give here is very simple. The actual test case not so much.
I ask because were I running hspice from the command line, I would have a command in the control deck that looked something like this and be done:
gbreakB xA.xB.z vss vcr pwl(1) verr gnd 0,1e12 1,1e5 2,1 3,1e-5
That is, as I sweep verr from 0v -> 3v, I effectively short z to vss, causing the upset condition in B.
You can do this in spectre too. Simply do:
vbreak (I1.I2.z vss) vsource type=pulse ...
in spectre syntax. If you are doing this from a schematic (which is presumably the case) you can use the deepprobe component that I created a few years ago as described in this solution. Since there's no support in the schematic editor for doing an out-of-cellView reference, this component allows you to place a component on your schematic where the parameter is the hierarchical node name; it instantiates an iprobe (a zero-volt source) between that hierarchical node and the pin of the instance - so you can then connect whatever you like down through the hierarchy. Obviously this is for testbench use only - more details in the solution.