Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I wonder if anybody has seen anything like we observe for some of our typical anslog APS simulations when experimenting with different multitreading options on different hosts.
Usually, when the multithreading settings (manual selection in ADE-XL) is increased from 1 to x CPUs, the total elapsed time increases somewhat with each CPU added, and the CPU time being consumed (as shown close to the end in the "spectre.out" file) stays in the same order of magnitude (maybe in a 10%-20% range). However, for some of our circuits, this does not apply - instead, when e.g. going from 3 CPUs to 4 CPUs, both CPU time and elapsed time suddenly skyrocket (CPU time e.g. doubles). For those examples, a two CPU run maybe be faster (in elapsed time) than an eight CPU run. The "runtime explosion point" is not always the same - sometimes it's between 3 and 4 CPUs, sometimes later, and sometimes it's not there at all.
Naturally, we are looking into hardware differences on our hosts, as also the behavior of different hosts (on different sites, but also sometimes on the same site) differs. However, so far we have failed to observe anything similar with any other tools (from any EDA vendor).
We have looked into the influence of data location (locao disk on local server, somwhere else), processor affinity settings (and yes, I know that this is not something we want to use in real operations), different hardware (the older Westmere Xeons seem to have less trouble than the later Sandy Bridge or even Ivy Bridge models), total load on the server (in one situation, runtime improved significantly when there was other load on the same server!) and other factors, but so far we have not ben able to find a pattern behind this.
Of course we are also suspecting a tool bug, but the Cadence VCAD team (in Germany) we are in contact with has not been able to identify anything like this even after contacting Cadence R&D. They have also checked the correctness of our simulation setup and options.
As this effect doubles the simulation runtimefore some circuit, we need to follow up on tha.Thus, in parallel to continue working with our Cadence VACD suppor, I'd like to learn if any user user might have seen anything like this before.
Our Cadence software:
o virtuoso 615.500-16
o MMSIM Spectre Version 13.1.0.087.isr1 32bit -- 11 Nov 2013
o Dell R720 with E5-2690, 2.90GHz , 128GB/256GB RAM