Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am trying to run a jitter analysis on a frequency divider. I have two ideal sources as my differential input from a VCO and am looking at the two output nets for the differential output voltage. I am running a PSS and Pnoise analysis. Both simulations complete successfully. When I use Direct Plot to plot jitter I am told that, "slew rate data does not exist". However, I can plot the output voltage with respect to time and, using the calculator, plot the derivative of that voltage (which would be slew rate). So, it looks like PSS is just not saving SR in a place that PNoise knows to look for it...Am I missing some simple setting?
OK - wild guess time. Do you have any "unusual" characters in your output net names? I've seen problems in the past with oscillator phase noise plots (I've not seen it with jitter, but not tried) where customers had + and - in the signal names. I'd count any non-alphanumeric (and "_") character as being unusual - and nets beginning with something other than a letter.Of course, this really should work, and can be fixed if it doesn't, but this is just a guess as to what might be the problem. Sometimes it's because the code to access the results doesn't go through the name mapping process which handles unusual characters...Regards,Andrew.
Alas, I removed the underscores so I had standard alphanumeric names on my output nets and the problem persists.Here are the exact errors I receive when trying to plot Jee from "pnoise jitter" in the Direct Plot Form:*Error* slew rate does not exist in data*Error* ymin: can't handle ymin(nil)*Error* ymax: can't handle ymax(nil)and when plotting Jc from "pnoise jitter" in the Direct Plot Form:*Error* Evaluating expression ((_drplRFJc ?from 1000 ?to 2000000000 ?k 1000 ?multiplier 1 ?result "pnoise_pmjitter" ?unit "Second" ?event 0)).*Error* ("quotient" 10 t nil ("*Error* quotient: can't handle (drwave:179892904 / nil)"))Do you know where this slew rate is stored? I see the following output files:$SIMULATION_DIR/spectre/schematic/psf/pnoise.0.pmjitter.pnoise$SIMULATION_DIR/spectre/schematic/psf/pnoise.1.pmjitter.pnoise$SIMULATION_DIR/spectre/schematic/psf/pnoise.pmjitter.pnoise$SIMULATION_DIR/spectre/schematic/psf/pss.tran.pss$SIMULATION_DIR/spectre/schematic/psf/pss.fd.pss$SIMULATION_DIR/spectre/schematic/psf/pss.td.pssbut they are in a format I cannot read with a text editor...