Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
2 possibilities here.
1. The technology that contains the above information is not actually in your technology graph.
You don't specify if the libraries " cmos045_tech_abstract" or "library_test_place_route_lef" contain this information.
I suspect it should be in another library that you have not mentioned.
2. This is probably the real reason:
When you use the abstract Generator, with default settings. It looks for information in the "LEFDefaultRouteSpec" constraint Group.
You have not defined it there.
But you do have it defined in anothe C.G: "virtuosoDefaultSetup".
So there are 2 alternatives:
1.Put the routing grids information in the LefDefaultRouteSpec CG.
2. In the abstract generator click File->General options-> and enter "virtuosoDefaultSetup".
That should fix the problem
In reply to ColinSutlieff:
Thanks Colin, it works defining the routingGrids in the "LEFDefaultRouteSpec" group.
tech file :
; CONSTRAINT GROUPS
;( group [override] )
;( ----- ---------- )
( "LEFDefaultRouteSpec" nil "LEFDefaultRouteSpec"
( validLayers (AP CB M7Z VIA6Z M6Z VIA5Z M5X VIA4X M4X VIA3X M3X VIA2X M2X VIA1X M1 CO PO ) )
( validVias (M1_NW M1__NW M2X_M1_via M2X_M1_V_via M3X_M2X_via M3X_M2X_H_via M4X_M3X_via M4X_M3X_V_via M5X_M4X_via M5X_M4X_H_via M6Z_M5X_via M6Z_M5X_V_via M7Z_M6Z_via M7Z_M6Z_H_via AP_M7Z_via M1_POLYP M1_POLYN PTAP NTAP M1_POD M1_NOD M1__PO M1__PO_H M1_OD M1_PO M1_PO_H M2X_M1 M2X_M1_V M3X_M2X M3X_M2X_H M4X_M3X M4X_M3X_V M5X_M4X M5X_M4X_H M6Z_M5X M6Z_M5X_V M7Z_M6Z M7Z_M6Z_H AP_M7Z FI_AP ) )
( verticalPitch "M1" 0.14 )
( horizontalPitch "M1" 0.14 )
( horizontalOffset "M1" 0.0 )
( verticalOffset "M1" 0.0 )
( verticalPitch "M2X" 0.18 )
( horizontalPitch "M2X" 0.18 )
( horizontalOffset "M2X" 0.0 )
( verticalOffset "M2X" 0.0 )
( verticalPitch "M3X" 0.14 )
( horizontalPitch "M3X" 0.14 )
( horizontalOffset "M3X" 0.0 )
( verticalOffset "M3X" 0.0 )
( verticalPitch "M4X" 0.14 )
( horizontalPitch "M4X" 0.14 )
( horizontalOffset "M4X" 0.0 )
( verticalOffset "M4X" 0.0 )
( verticalPitch "M5X" 0.14 )
( horizontalPitch "M5X" 0.14 )
( horizontalOffset "M5X" 0.0 )
( verticalOffset "M5X" 0.0 )
( verticalPitch "M6Z" 0.84 )
( horizontalPitch "M6Z" 0.84 )
( horizontalOffset "M6Z" 0.0 )
( verticalOffset "M6Z" 0.0 )
( verticalPitch "M7Z" 0.84 )
( horizontalPitch "M7Z" 0.84 )
( horizontalOffset "M7Z" 0.0 )
( verticalOffset "M7Z" 0.0 )
( verticalPitch "AP" 5.0 )
( horizontalPitch "AP" 5.0 )
( horizontalOffset "AP" 0.0 )
( verticalOffset "AP" 0.0 )
Abstract generator Log :
INFO (ABS-127): Attaching the cmos045_tech_abstract technology library to the library_test_place_route_lef library.
LOG (ABS-212): Verifying Technology Data...
INFO (ABS-232): Layer summary: 8 metal layer(s), 9 via layer(s), 3 poly layer(s), and 8 diff layer(s) found
INFO (ABS-234): Via summary: 40 valid via(s) found