Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
i designed a five stage ring osc,and each
stage is made up of an inverter. I perform DC analysis first,and I found
output voltage of each stage is at the half of VDD. Then I do stb
analysis ,founding that when the phase shift is 180,the gain is below
the 0dB. Which means that it can not oscsillate.But when I do tran ,it
oscillate at 1.3GHz,which is very weir.
My cadence version is IC615,MMSIM is 13.0
Your small signal stability simulation does not capture the physical delay of your inverter stages and hence the actual "phase" of the feedback from the last stage of your 5 stage ring to the input of its first stage. The propagation delays are a large signal effect. Hence, the stability is not accurately predicted by the stb analysis. The situation is analogous to predicting the stability of a sampled data frequencny synthesizer (i.e, one that uses a PFD as the phase-frequency detector). The sampled nature of the feedback and its delay is not predicted well when one uses a linear approximation to its transfer function.
In reply to smlogan:
Using pstb might be a better option. Of course, to use this on an oscillator, it would have to actually oscillate, but it can be used to give you the time-averaged loop gain over the period and from this give you an idea of the stability of the loop as the oscillator is actually operating.
Thank you for you quick reply ,I understand now