Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
You could directly get the gm from the transistor, which doesn't get saved during a swept analysis (e.g. dc sweep or transient). So create an include file called (say) "save.scs" (make sure you have a .scs suffix) containing:
(note that the M1 should be your transistor name). Include this via Setup->Model Libraries.
Then do a dc sweep where you sweep Vbs. And a parametric analysis around that where you sweep Vgs. You can then go to the results browser, and for the dc analysis (not dcOpInfo) plot M1:gm.
In reply to Andrew Beckett:
I created an include file using a text editor in my case
(gedit) and saved is as save.scs which contains save T1:gm the name of my
transistor is T1.
I included this in ADE via Setup-> Model Libraries. First
I did a dc sweep of Vgs from 0 to 1.5 in a linear step Mode of total 100 points.
Then I did and a parametric analysis of
values: Vbs1=-1, Vbs2=-0.75, Vbs3 = -0.5, Vbs4 = -0.25, and
Vbs5 = 0. Then I went to ADE->Tools->Results browser->dc->T1/gm
I got it.
Thank you very much indeed.