Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hello,a question from a Cadence beginner:
It is difficult to debug this issue without seeing the specific testcase but the following pointers may help to resolve the problem You mention that the “program highlights the DIFF/Poly crossing (channel) to indicate an error” - I can’t say for sure why you are seeing an error here but by using Markers-Explain you can query the problem and this may help to explain what the issue is. Check against source could also be run to find differences between the schematic and layout. Xprobe can be used too check the connectivity. I don’t think that flattening the hierarchy is the solution here. It would be better to create the layout instances to correspond directly to the schematic instances because in VXL we are not able to create correspondance with *shapes*, only with nets and instances. If the instance names match between the schematic and layout the correspondence will be created automatically, if not then this can be achieved by using Create Device Correspondence and Updated Device Correspondence commands. Full details of these commands are available in Chapter 12 of the Virtuoso XL Layout Editor User Guide. It can also be achieved by adding an lxUseCell property on the instances in the schematic; again this is documented in the user guide
Hi Alexc,thanks for your response!> because in VXL we are not able to create correspondance with *shapes*, only with nets> and instancesIn my case this feature would be very helpfull. I have an existing layout without instances (only *shapes*) that must be redrawn with different scale of the transistors. As the layout is quite complicated and optimized by hand, I can't simply replace the existing transistors with "new" instances as it is simply not possible to generate exactly the look and feel I need in my specific case. By now my approach is scaling the whole layout, adjust some parts not to be scaled (e.g. contacts) and that's it. Everything works fine except VXL not recognizing the transistor instances. Therefore I was searching for a feature like "take shape 1,2 and 3" and tell VXL "this is now instance XYZ". Nevertheless all this stuff isn't as important any more as it was one week ago. I at least convinced the LVS Checker to automatically detect my handmade transistors and find the corresponding ones in schematic. As I am a really stupid boy, I forgot to paint an additional layer to signal thicker oxide that is part of the transistors/instances in schematic and simply does not exist in the old layout with thin oxide I used as pattern. The LVS Checker didn't find the schematic instances in layout because of the layer difference between schematic and layout. Now that I added the thick oxide layer LVS works fine and that was all I wanted for now.Thanks again for your help!