Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am trying to write a SKILL routine that increase and descrease number of vias with bindkeys. I got the routine to work with stdVia but I am running into some problems with customVias. In stdVia, you can retrieve cutspacing by using the following command:
which outputs ("cutSpacing" (0.07 0.07)) along with other via information
However, when I use the same command on a 2x2 customVia, there is no cutSpacing information. I noticed this only happens on a 2x2 via, when a via is 3x3 or bigger the cutSpacing information does appear under overrideParams.
I am wondering if anyone knows why this is the case and if there are other ways I can retrieve the spacing information.
PS I am using IC6.1.5-64b.500.12
With a custom via, the exact parameter is dependent upon the implementation of the custom via. In the one I tried, the parameters are called yCutSpacing and xCutSpacing - and are only set in overrideParams if they've explicitly been altered (i.e. increasing the rows and columns doesn't alter them - I don't really see why it would know; that intelligence would normally be built into the pcell, I'd have thought).
So you might be able to work it out from other technology constraints - but it is likely to be very dependent upon the implementation of the custom via.
In reply to Andrew Beckett:
Thanks again for your
explanations. As you have mentioned, the
customVia pcell has a lot of intelligence built in already, for example, the
justification is already built in whereas std via the justification is done
with originOffset so I didn't need to do much to get my code working besides
viaSpacing, which I managed to pull off the tech file.
If I want to learn more about customVia, can you point me to
the documentation on how to impletment it?
I tried to search Cadence documentation with "customVia"
without much of the luck. I have also
went over the tech file and again all the implementation is pretty standard
like viaSpacing, overlap, etc. I am
curious on how thing like justification is implemented on customVia.