Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi, I have a procedure witch creates a pcell. This is working in cds 6, but when I try to use it in cds5 it goes wrong.
First piece of code is :
procedure( icsMatchedArrayUnit(libName cellName mosType l w pcDrainN)
pcDefinePCell( ; Declare cell identifier list(ddGetObj(libName) cellName "layout") ; Set pcell parameters ( (Unit int 1) (l float l) (w float w) (pcLibName string car(mosType)) (pcViewName string cadr(mosType)) (pcViewType string caddr(mosType)) (pcDrainN int pcDrainN) )
It goes wrong after the second line, error I get is *WARNING* Invalid cell name - nil
Does somebody know what's wrong here?
Ok, I already found that if I change libName and cellName with another name they both pass. Are these two restricted names?
In reply to RVERP:
Effectively the problem is caused by the fact that you are relying on dynamic scoping when the pcell body is evaluated. The pcDefinePCell function is an "nlambda" function, and does not evaluate its arguments before it is called - because it contains code that you want to be evaluated later. As a result of this, certain variables may be being hidden by the code inside the implementation of pcDefinePCell.
If instead you use the backquote function and then insert the values in the right place with the comma, and use eval() to evaluate the pcDefinePCell, it also works:
procedure( icsMatchedArrayUnit(libName cellName mosType l w pcDrainN) eval( `pcDefinePCell( ; Declare cell identifier list(ddGetObj(,libName) ,cellName "layout") ; Set pcell parameters ( (Unit int 1) (l float ,l) (w float ,w) (pcLibName string ,car(mosType)) (pcViewName string ,cadr(mosType)) (pcViewType string ,caddr(mosType)) (pcDrainN int ,pcDrainN) ) ; some dummy bit of code so that Andrew can test it let(() fprintf(stderr "Unit is %L\n" Unit) ) ) ))