Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
What you've posted doesn't make sense. If corModelSpec was the value you'd specified, it's a list not a symbol.
From what you've described (because the strcat would fail if it was a list), you must have:
I've no idea why you have it as a string. Or maybe it really is a symbol, but that would be very odd indeed:
stringToSymbol(corModelSpec) =>\(\(\"\/home\/bin\/toplevel\.scs\"\ \"top_sf\"\)\)
If it was a list, this would be easy:
corModelSpec='(("/home/bin/toplevel.scs" "top_sf"))cadar(corModelSpec) => "top_sf"
This is equivalent to car(cdr(car(corModelSpec))) - the car is the first element in the list, and cdr is the tail of the list.
If you really do have it as a symbol, then you should take a serious look at the code and pick an appropriate data structure. But you could get it into a list using:
In reply to Andrew Beckett:
In reply to Sandeep4386:
No, it's because your code is doing this:
You've quoted the variable name, so type is returning the type of its argument, which is a symbol. If it wasn't quoted, you'd get the type of the value of the variable which would be list for the first and fixnum or flonum for the second.
You've not shown enough of your code to know what you're actually doing - for example, your previous code snippets did not show how the variable corner was being set - I could guess, but I might guess incorrectly...