Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am trying to delete cells by feeding the SKILL code to icfb in nograph mode. The following code works through the GUI but not in nograph mode:
when(ddGetObj(lib cell) ddDeleteObj(ddGetObj(lib cell)))
This is the appropriate forum for this question.
It worked for me when I tried it (using IC5141USR5 and also 188.8.131.520.6.129)
> cell = ddGetObj("deleteMe" "removeMe")dd:0xbfbf684> ddDeleteObj(cell)t
In what way does it not work for you? Which version are you using?
In reply to skillUser:
I am using IC6.1.3, and I run 'virtuoso -nograph -replay file.il'. I just realized that I get the this message: *WARNING* ddDeleteObj: ddCellType 'removeMe' owns files that are in use by other users, because I am running another virtuoso at the same time. Is there a way to force the deletion?
It could just be that an intermediate variable isn't being used:
...may work from the interactive parser but won't necessarily work in a script. I've seen similar behaviour in the other code I've written so I'm always in the habit of breaking up the operation as Lawrence showed.
Aside: You may need to follow the 'ddDeleteObj(cell)' with a 'ddReleaseObj(cell)'. In general, matching 'myVar=ddGetObj(...)' with 'ddReleaseObj(myVar)' makes life a lot easier when you start doing more complex creation/editing of database-linked objects like 'verilog.v' or 'expand.cfg' files.
In reply to SkillStudent:
If the ddReleaseObj() suggested by Andrew did not work, it may be that the file (or files) is locked.You might use ddLockFree() and other ddLock* functions to free the lock and then this should allow you to delete the cells.