Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am running Virtuoso version IC22.214.171.1240.10 and I have been having some problems streaming out a P-Cell to GDS. I have a custom SKILL P-Cell code that loads properly in Cadence and does not have any P-Cell evaluation errors. I have four tiles that uses this P-Cell that are placed in a holding cell and I get the following error when I stream out:
*WARNING* ("dbCreateParamInst" 0 t nil ("*Error* dbCreateParamInst: The stack used by pcell evaluation internal overflows.\n"))ERROR (211): Pcell evaluation has failed. This is because of either a syntax error or the usage of an unsupported XStream function in Pcell SKILL code. For more information refer to the standard output or CDS.log. To continue, either specify the ignorePcellEvalFail option in Stream In/Out options or correct the Pcell SKILL code. XStream failed
The strange thing is that each of the four tiles individually streamed out successfully to GDS. Can somebody help give a better description of the error: "The stack used by pcell evaluation internal overflows"? Does anybody have any idea of how this can be prevented?
Thanks in advance, Paul
Not sure if this will fix your problem, but look through your pcell code for any functions that are not contained in the Skill Language Reference. I was using int() in a pcell and it caused problems when translating until I changed it to floor(). Here are the functions supported in pcells:
absacosadd1addDefstructClassaliasalphalesspalphaNumCmpandappendappend1applyargcargvarrayparrayrefasinassoc, assq, assvatanatofatoiatombandbcdpbeginbitfield1bitfieldblankstrpbnandbnorbnotbooleanpborboundpbuildStringbxnorbxorcaar, caaar, caadr, cadr, caddr, cdar, cddr, ...carcase, caseqcdrcdsGetInstPathceilingchangeWorkingDircharToIntclearExitProcsclosecompareTimecompressconcatcondconsconstarcopycopy_<name>copyDefstructDeepcoscputimecreateDircshdeclaredeclareLambdadeclareNLambdadeclareSQNLambdadefinedefmacrodefMathConstantsdefpropdefstructdefstructpdefundefUserInitProcdefvardeleteDirdeleteFiledifferencedisplaydodraindtprededieditedlenvobjeqequaleqverrerrorerrseterrsetstringevalevalstringevenpexistsexitexpexpandMacroexptfboundpfileLengthfileSeekfileTellfileTimeModifiedfixfixpfloatfloatpfloorforforallforeachfprintffscanf, scanf, sscanffuncallfunobjgcgensymgeqpgetget_filenameget_pnameget_stringgetcgetchargetCurrentTimegetdgetDirFilesgetFnWriteProtectgetFunTypegetInstallPathgetLogingetPromptsgetqgetqqgetTempDirgetsgetShellEnvVargetSkillPathgetSkillVersiongetVarWriteProtectgetVersiongetWarngetWorkingDirgogreaterphelpifimportSkillVarindexinfileinportpinSchemeinSkillinstringintegerpintToCharisCallableisDirisExecutableisFileisFileEncryptedisFileNameisInfinityisLargeFileisLinkisMacroisNaNisReadableisWritablelambdalastlconcleftshiftlengthleqplesspletletrecletseqlinereadlinereadstringlistlistplistToVectorloadloadiloadstringloglog10lowerCasemake_<name>makeTablemakeTempFileNamemakeVectormapmapcmapcanmapcarmaplistmaxmeasureTimemember, memq, memvminminusminuspmodmodulomprocedurenconcnconsneedNCellsnegativepneqnequalnewlinenindexnlambdanotnprocedurenthnthcdrnthelemnullnumberpnumOpenFilesoddponepopenportporotherpoutfileoutportppairpparseStringplistpluspluspportppostdecrementpostincrementpprintpredecrementpreincrementprependInstallPathprintprintfprintlevprintlnprocedureprocedurepprogprog1prog2prognputdputpropputpropqputpropqqquotequotientrandomrangereadreadstringreadTablerealpregExitAfterregExitBeforeremainderremdremdqremExitProcremoverempropremqrenameFilereturnreverserexCompilerexExecuterexMagicrexMatchAssocListrexMatchListrexMatchprexReplacerexSubstituterightshiftrindexroundrplacarplacdschemeTopLevelEnvsetsetarraysetcarsetcdrsetFnWriteProtectsetofsetplistsetPromptssetqsetqbitfield1setqbitfieldsetShellEnvVarsetSkillPathsetVarWriteProtectsh, shellsimplifyFilenamesinsortsortcarsprintfsqrtsrandomsstatusstatusstrcatstrcmpstringpstringToFunctionstringToSymbolstringToTimestrlenstrncatstrncmpsub1substsubstringsxtdsymbolpsymbolToStringsymevalsymstrpsystemtableptableToListtailptantconctheEnvironmenttimestimeToStringtimeToTmtmToTimetruncatetype, typepunaliasunlessupperCasevectorvectorpvectorToListvi, vii, vilwarnwhenwhichwhilewritewriteTablexconsxCoordxdifferencexplusxquotientxtimesyCoordzeropzxtd
In reply to ahamlett:
I assume you meant the other way around? floor is supported, but int is not (it's not core SKILL, but a function provided by the analog tools). Essentially you can use core SKILL, db, dd, cdf, rod, tech and a few pc functions. You only listed core SKILL functions...
Anyway, I don't think this is the problem here. I can find no reports of this error occurring before.
I did a bit of digging, and I think it might be possible if you have a recursive pcell - or a pcell that ends up instanting itself.
I think you're going to have to report it to Cadence via customer support, including a testcase to reproduce it. I'm certainly interested, so if you want to send me a message with the SR number I can take a look.
In reply to Andrew Beckett:
Note, the latter part of my post was addressed to Paul, rather than Alan...
Oops, I meant that I changed int() to floor() and I forgot the functions starting with db, dd, cdf, rod, or tech.
I'd be interested to see where this goes too so please keep us updated.
Andrew and ahamlett,
Thank you for your help and replies. We began troubleshooting the code, and found that cellviews were opened using "dbOpenCellViewByType" and were not closed after opening it. We cleaned up those calls as much as possible by using dbClose, but we still saw the same problems. We could not find any calls to functions that are not allowed in P-Cells.
Since we could successfully stream out the tiles individually, we streamed out the tiles, then streamed them back into Virtuoso. This way, we retained the hierarchy and layout and removed the dependence of the P-Cell code.