Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
We don't have a regular hilite net, we have is similar a "hilite net" tool using vxl probe. I would like to use a regular "hilite net" without using vxl or a "hilite net" that can be use for vxl and regular layout.
In reply to Andrew Beckett:
i'm much more familiar with the hilite net. i tried the mark net, how do you change the layers?
In reply to zeroskills:
I'm not sure what you mean by "Hilite net", because as far as I know, there's no command called that. There's a "probe" command (either in Verify->Probe, or Connectivity->XL Probe).
Your question is really very unclear. Please try to be precise when asking questions, because otherwise we have to guess what you're really asking, and that's not very efficient.
I'm not sure what you mean by "how do you change the layers"? If you use Connectivity->Mark Net and then hit F3, you have the ability to change the layers used for marking the nets - if you turn off "Cycle through System Colors Automatically" you can choose the mark net colour. Also, perhaps you mean which layers in the layout get traversed? This is controlled by the "Via Layers used by Mark Net", which you can change to "Select Via Layers" and then you have a form to control this. It's seeded from the tech file though.
As I said, I don't really know what you're asking here - so the above is guesswork as to what your question might actually be.
maybe the hilite net skill code was in-house from my previous company. it's similar to xl probe. but i thought cadence have a hilite net built in in virtouso.
here's a desciption of the hilite net i'm used to:
- it does work for vxl and regular layout and it can be use for schematic as well.
- it's similar to xl probe but it can be used for regular layout. for example, when you open a layout not using vxl and want to trace a signal, it will trace the signal by "high lighting" the trace, similar to xl probe. and it does go down or up the hierarchy as long as it's connected, same with xl probe.
- so the difference between xl probe and hilite net is, hilite net can be used for regular and vxl layout.
well, mark net does the job, the only problem with it is, the layers are not visible enough. even if i cycle through it, all i get is very light un-shaded highlight layers.
is there a way to change those highlight layers for mark net? and also, to get rid of the mark net, i have to click on the "marked net" and do "unmark net", can i do an "unmark net" without click the marked net? for example shift+j = mark net, ctrl+j= unmark net without clicking the marked net.
here's a link i found in google in regards to hilite net/ hilight net. this is not me and i didn't did it, i only searched google if there's a similar skill code to what i'm used to. again, this is not me, and his smarter since he can code ;-) unlike me :-(
You could change the colours and fill of layers y0-y9 in the display resource editor (Tools->Display Resource Editor in the CIW, or can be accessed from the LSW).
The appearance of any layer is under user control, in the same way that the hilite layers can be controlled.
Note that Mark Net seems to be hardcoded to use y0-y9 though.