Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
How can I select net in schematic by using skill ?
and report all its connections ?
Thanks in advance.
Something like this:
netName="iref"cv=geGetEditCellView()net=dbFindNetByName(cv netName); select all the wire segments on the netforeach(fig net~>figs geSelectFig(fig)); print connectionsprintf("Net %s is connected to:\n" netName)foreach(instTerm net~>instTerms printf(" Pin %s of instance %s (cell %s)\n" instTerm~>name instTerm~>inst~>name instTerm~>inst~>cellName ))
In reply to Andrew Beckett:
Than you very much for the code sir, sorry for the late reply.
But I've got an error when I run the code, something like this :
*Error* eval : unbound variable - netName .
Please complete the code.
Thank you .
In reply to marbs:
Er, the first line of the code sets netName, so presumably you didn't cut and paste it, or omitted that part and didn't set it yourself...
Of course "iref" is not necessarily the name you want.
You could of course change it to be a function definition:
; select all the wire segments on the net
foreach(fig net~>figs geSelectFig(fig))
; print connections
printf("Net %s is connected to:\n" netName)
printf(" Pin %s of instance %s (cell %s)\n"
instTerm~>name instTerm~>inst~>name instTerm~>inst~>cellName
And then use:
The code is excellent,
It is now running. Thank you very much sir.