Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
When opening a pcell with dbOpenCellViewByType(), the pcell's parameters are set to the default values.
If the pcell is instanced in another cell, you can open that pcell with cell~>instances~>master and the pcell's shapes will reflect any changes that were made on the pcell's parameter values. However, the pcell will be opened for read-only.
How do I open the pcell for write and also keep the pcell's parameters that could have been changed in the instancing cell?
Is there an equivalent function to dbCreateParamInst() which would open the cell, such as dbOpenParamCellViewByType()?
In reply to Andrew Beckett:
Thanks Andrew. I wanted to use dbFlattenInst() but I see that I should first check if the master is a pcell and handle it differently.
In reply to ahamlett:
You don't need to check whether a master is a pcell before you call dbFlattenInst. There's an argument to dbFlattenInst to control whether it will flatten pcells or leave them as pcells - but if you specify t, it will flatten it regardless of whether it is a pcell or not.