Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi mavenThe following COS solutions work on cells listed in the library manager. It is not exactly what you have requested but I think it can also solve your problem. You can first do a hierarchical copy of your top cell to a new library before applying the skillscript.11026492 : How can I rename all cells in a library with a specific prefix?11166194 : Add prefix/suffix to only some cells
Hope that this helps you. : )Best regardsQuek
In reply to Quek:
Your link gave me an idea to approach the problem.
But the solution in the COS used ddGetObj() function which cannot traverse to the instances of a cell.
So i used dbOpenCellVeiwByType() to get instances but its not effective could not complete the program.
Could you suggest me a function which can traverse through libname~>cellname~>instances for a given libname and cellname.
(dont tell me geEditCellView())
If i can get that then my script is done.
In reply to maven7783:
Hi MavenYou can use the following skillscript. It will find all subcells in a top cell and write the cellnames to a file. You can then use solution 11166194 to do the renaming. : ) Save the script as "findcells.il" in your working directory and execute it as follows:load "findcells.il"CCSwriteCells("myLib" "myTopCell" "myView")where "myView" can be either schematic or layout. The cell names will be written to a file named "list_cell". procedure( CCSfindAllCells(myLib myTopCell myView) prog( (allSubCells topCv allInsts cellList) allSubCells=list() topCv=dbOpenCellViewByType(myLib myTopCell myView) allInsts=topCv~>instances foreach( inst allInsts unless( member(inst~>cellName allSubCells) allSubCells=append1(allSubCells inst~>cellName) cellList=CCSfindAllCells(inst~>libName inst~>cellName inst~>viewName) if( listp(cellList) then allSubCells=append(allSubCells cellList) ) ;if ) ;unless ) ;foreach return(allSubCells) ) ;prog) ;procedureprocedure( CCSwriteCells(myLib myTopCell myView) let( (outPort cellList) outPort=outfile("list_cell") cellList=CCSfindAllCells(myLib myTopCell myView) foreach(cell cellList fprintf(outPort "%s\n" cell) ) ;foreach close(outPort) outPort=nil printf("List of subcells have been written to file list_cell\n") ) ;let) ;procedureHope that this helps you. : )Best regardsQuek