Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
i have been trying to find the coordinates of the transistors in an extracted view. The cellview~>instances~>bBox command isnt working correctly. I have tried it on two different extracted views, and it returns a bounding box that is about 2 times larger than it should be. For example i get the bBox: (9.644 14.72) (16.296 19.91) by using the skill command ~>bBox, but when i look at it graphically, its actually located at (12.00 14.72) (13.00 18.72) which has a length of 1 and a width of 4 and is correct. I would greatly appreciate any help. Thanks a lot
That's probably because you're seeing the bounding box of the symbol that is part of the instantiated transistor.
If you use cellView~>instances~>xy you'll get the origin of the transistor - normally a corner of the gate. Does that help?
Is this a Diva extracted view or an Assura/QRC extracted view. If Diva, I believe there's another property stored on the instance which is the area of the recognition layer (from memory - I didn't check) which you could also use.
In reply to Andrew Beckett:
thanks for the prompt answer. I believe its an Assura extracted view. With cellView~>instances~>xy i get the upperleft corner of the gate, but that doesnt tell me in which direction the transistor is stretching(if i should take the x direction as the transistor length or the y direction).
In reply to Orcun:
Actually I think it's if the extract rules have a call to saveRecognition() for that device, regardless of whether it's Diva or Assura. If that's the case, there's a property added to the instance with the coordinates of the recognition layer - which should give you the gate.
Other than that, all you have is the origin of the device.